



MC-4 SERVICE NOTES


First Edition

SPECIFICATIONS

Memory Capacity	MC-4A (w/out OM-4) apx 3900 notes (16 K byte version) MC-4B (with OM-4) apx 12000 notes (48 K byte version)
•• OM-4:	optional memory board with interface for MTR-100
Output	4 channels each channel has: CV-1 [0V - 10.42V, 125 steps, 83.3mV/step] CV-2 [0V - 10.42V, 125 steps, 83.3mV/step] Gate [off = 0V, on = 12V] MPX [off = 0V, on = 12V] CV [0V - 10.42V] Gate [threshold + 2.5V] Calibration Knob CV [0V - 10.42V] Input [threshold + 2.5V] Output [0 - 5V]
Tempo CV Input	[0V - 10.42V]
Ext Sync	[threshold + 2.5V]
Total Tune Knob	[+/- 100 cents]
Tempo Knob	[+50% to +100%]
Shift Map	7: CV1 + GATE 8: GATE REWHITE 9: TUNE 4: CV2 5: MPX 1: CV1 2: STEP TIME 3: GATE TIME 0: Available Memory (%)
Dimensions	471 x 348 x 124mm
Weight	6.1kg (MC-4A) 6.3kg (MC-4B)
Power	30 W




MTR-100




SIGNALS THROUGH RAM BOARD CONNECTORS

- RS0-RS2 : ADDRESSES A0-A2
Select one of MT-2 internal 8 registers.
- D0-D7 : PARALLEL BUS
Transfers 8 bit data from/to MT-2.
- ELCK : SYNC CLOCK derived from CPU CLOCK
Controls MT-2 MT-2 operations.
- READ : Signals MT-2 direction of data flow on the data buss.
- SEL : Indicates that CPU names MT-2. Gates Buffers A, B and C.
- +5V : Informs Interface that MT-2 power is ON.

JAN.13,1982




PROGRAMMABLE PERIPHERAL INTERFACE 24 Programmable I/O Pins



In the MC-4 8253C operates in MODE 0 and 8253 in different MODES.

PROGRAMMABLE INTERNAL TIMER 3 Independent 16-Bit Counters



Pin	Symbol	Function
1	RD	Read Counter No. 0
2	WR	Write Counter No. 0
3	RD	Read Counter No. 1
4	WR	Write Counter No. 1
5	RD	Read Counter No. 2
6	WR	Write Counter No. 2
7	RD	Read Counter No. 3
8	WR	Write Counter No. 3
9	RD	Read Counter No. 4
10	WR	Write Counter No. 4
11	RD	Read Counter No. 5
12	WR	Write Counter No. 5
13	RD	Read Counter No. 6
14	WR	Write Counter No. 6
15	RD	Read Counter No. 7
16	WR	Write Counter No. 7
17	RD	Read Counter No. 8
18	WR	Write Counter No. 8
19	RD	Read Counter No. 9
20	WR	Write Counter No. 9
21	RD	Read Counter No. 10
22	WR	Write Counter No. 10
23	RD	Read Counter No. 11
24	WR	Write Counter No. 11
25	RD	Read Counter No. 12
26	WR	Write Counter No. 12
27	RD	Read Counter No. 13
28	WR	Write Counter No. 13
29	RD	Read Counter No. 14
30	WR	Write Counter No. 14
31	RD	Read Counter No. 15
32	WR	Write Counter No. 15
33	RD	Read Counter No. 16
34	WR	Write Counter No. 16
35	RD	Read Counter No. 17
36	WR	Write Counter No. 17
37	RD	Read Counter No. 18
38	WR	Write Counter No. 18
39	RD	Read Counter No. 19
40	WR	Write Counter No. 19

Indicates that the address bus holds a valid memory address for a memory read or memory write cycle.

Indicates that lower 8 bits (I/O Device Number) are on the address bus for an I/O read or I/O write cycle.

Indicates that the CPU wants to read data from memory or an I/O device.

Indicates that the CPU data bus holds valid data to be stored in the addressed memory or I/O device.

Used as Tempo Clock in PLAY mode and is accepted by the CPU after it completes the current instruction being executed provided that CPU internal INT enable flip-flop is set on.

Used to time the lightings of Dot Matrix Display and Shift Leds, Key Switch Scanning, and the outputtings of CV and GATE. Accepted by the CPU unconditionally upon finishing of current instruction.

Used to keep the CPU wait for 1 clock cycle to provide enough performance time for relatively low speed ROM and RAM being accessed by the CPU.

Indicates Fetch cycle.

Used to reset and start the CPU from a power down condition resulting from failure or initial start-up of the processor.

ADDRESS BUS

Used to select the following memory blocks through A14, A15
respective Address Decoders.

Address Decoder

Memory

ROMs on CPU Board

RAMs on CPU Board

RAMs on RAM Board

IC32-IC36

IC1-IC8

IC1-IC8, IC16-IC25

IC29-IC30

IC57 on CPU Board. (See I/O MAP right)

IC29-IC30

IC57 on CPU Board. (See I/O MAP right)

IC29-IC30

DATA BUS

Used to transfer Instructions and Data to/from I/O Devices and RAMs.

4MHz, square Clock signal derived from divide-by-2 divider IC18

Used to select I/O Devices through Port Address Decoder IC57 on CPU Board. (See I/O MAP right)

D/A, MODE LED Display, DIN OUT, A/D IN, Clock Out, CYCLE SW IN

Timing Signals Generation, Total Time measurement

Key Scanning, Dot Display, Metronome, Mode SW IN, DIN IN

The numbers 40, 60 and 70 above, also shown in the CPU circuit diagram, are abbreviated I/O device numbers in hex. to be represented on address bus, that is x x 4 x, x x 6 x and x x 7 x. If bits 0111 (7) appear on A7-A4, IC57 selects IC29. Then bits on A1-A0 will cause one of the following in IC29 to be selected; 00-Port A, 01-Port B, 10-Port C and 11-Control Word Register.

Similarly, if 0100 (4) are on A7-A4, IC57 selects IC30, and 00 on A1-A0 Counter 0.

Used to select I/O Devices through Port Address Decoder IC57 on CPU Board. (See I/O MAP right)

D/A, MODE LED Display, DIN OUT, A/D IN, Clock Out, CYCLE SW IN

Timing Signals Generation, Total Time measurement

Key Scanning, Dot Display, Metronome, Mode SW IN, DIN IN

The numbers 40, 60 and 70 above, also shown in the CPU circuit diagram, are abbreviated I/O device numbers in hex. to be represented on address bus, that is x x 4 x, x x 6 x and x x 7 x. If bits 0111 (7) appear on A7-A4, IC57 selects IC29. Then bits on A1-A0 will cause one of the following in IC29 to be selected; 00-Port A, 01-Port B, 10-Port C and 11-Control Word Register.

Similarly, if 0100 (4) are on A7-A4, IC57 selects IC30, and 00 on A1-A0 Counter 0.

CIRCUIT DESCRIPTION

CPU BOARD

When CPU is initialized with power-on RESET signal, it wants to read operational program (software - instruction) stored at address (0000) to start controlling the MC-4.

With G₀ on the address bus (A11-A15) and MREQ, ROM Address Decoder IC60 selects ROM IC36 which in turn transfers data from accessed memory cells to D0-D7. CPU proceeds steps with fetched instruction.

The following is one of steps will be done.

- (1) To transfer data to or from RAMs
- (2) To transfer data to or from I/O ports or Programmable Timer




Fig. 1

(1) Accessing to RAMs IC1-IC3

The CPU places RAM address onto Address bus, then outputs necessary signals as shown in Fig. 2.

Eight 16K x 1 bit RAMs are connected in parallel to form a 16K x 8 bit RAM block. The 14 address bits required to decode 1 of the 16,384 cell locations within 16K4116 are multiplexed onto 7 address inputs (A0-A6) of RAMs. First, lower order 7 bits are fed to RAMs through RAM Address Multiplexers (IC9 and IC11) and latched into the RAMs' on-chip address latches by RAS. Second, higher order 7 bits are fed to the RAMs when SEL pins of IC9 and IC11 go low by the delayed MREQ coming through pin 8 of IC12. These 7 bits are latched into RAMs' chips with CAS and RAM Address Decoders (IC10 and IC12), and an access to RAMs completes. Data are stored into selected cells by a combination of WRITE and CAS, or retrieved from the memories in a read cycle in which CAS is active low.

(2) Accessing to Timer IC30 or I/O Ports IC29 and IC58

The CPU places port address (lower order 8 bits, A0-A7) onto the address bus, then outputs \overline{RD} , etc. as shown in Fig. 3. As previously explained in CPU terminal functions "ADDRESS BUS", Port Address Decoder (IC57) selects the device which in turn reads or writes data.

ADDRESS MAP

ADDRESS	MAP
0000	ROM [A] IC36
	ROM AREA
27FF	ROM [E] IC32
	BLANK
4000	IC1-IC8 (CPU BOARD)
	RAM AREA
8000	IC1-IC8 (RAM BOARD)
	IC15-IC23 (RAM BOARD)
C000	
FFFF	




Fig. 2




Fig. 3


D/A CONVERTER

The digital outputs from the PORT A of INTERFACE (IC29) are level-shifted by the transistors (TR15-TR17), pass through the CMOS INVERTERS (IC27, IC28), and undergo addition by the weighing resistors to become an analog voltage. Since the MC-4 has eight CV's, eight data are sampled in the time sharing system by the 4051 DMPX (IC46), held by the 081 (IC47-IC54) and output to the output jacks. The resolution of the D/A converter is 1/12V, which corresponds to a half-tone step voltage.

The resistance error at the most significant bit, which affects the output error most significantly, is corrected by adjusting the VR3.

The VR2, equivalent to the width control of a synthesizer, should be adjusted so that the output changes in 1/12V step. The VR4 is used for offset adjustment of IC25.

For the GATES (GT1-GT4) and MPXs (MPX1-MPX4), digital data are sampled by IC43 in the time sharing system. (see Fig. 4).



CMT BLOCK

This block is composed of the input/output circuits for CMT DATA and TAPE SYNC CLOCK. The selection of CMT mode (CMT DATA) and PLAY mode (TAPE SYNC) is done by the hardware (IC41).

The output section delivers an approximately 2.1KHz signal when the DIGITAL DATA is H and an approximately 1.3KHz signal when the data is L (see Fig. 5).




Fig. 5

For frequency modulation, IC42 is wired as a function generator whose frequency shifts to the other as R121 is connected to disconnected from charging/discharging time constant by FET SW (TR15).

The zener diodes (D11, D12) are used to prevent the output of the comparator DP amp (operating on +12V and -15V) from becoming unbalanced and to keep the duty ratio of the oscillation square wave form to 50%. At the input section, a signal from the CMT/SYNC IN passes through a passive band-pass filter and is amplified by the DP amp (IC23). The signal further passes through a diode limiter, is amplified by IC22 and is separated into a signal for control and a signal for demodulation. The signal for demodulation is demodulated by the PLL (IC19) and the comparator (IC20) and is read via the 8255 INTERFACE (IC58).

The signal for control passes through a rectification circuit and is applied to the transistor switches (TR2, TR3) to set TP3 in active state. (While the CMT or SYNC signal is not inputted, TP3 is fixed at L level.) (See Fig. 6.)




Fig. 6

CONTROL BOARD

DOT DISPLAY, SHIFT LEDs, KEY SWITCHES

These circuits are configured in separate matrices in a conventional fashion but one dimension of these share the same output pins of an address decoder IC1.

The address decoders (IC1 and IC2 in combination) places an L at output pins in sequence in synch with NM1 clock brought into the pin of CPU as shown in Fig. 7. The following description will explicate Dot Display only since Shift LEDs and KEY-scanning are self explanatory.




Fig. 7

DOT DISPLAY

Character signal consisting of 5 x 7 dots from the Dot Matrix Decoder IC9 is applied to fluorescent lamp indicator 16-MD-022 in which the same dots in the individual digits are connected in parallel and led out as a common terminal, and the digit electrodes have individual leads (G1-G15) for external connection.

Although the same dot signals are fed to all digits simultaneously, only one digit whose grid is now H is allowed to illuminate — called dynamic lighting. But for human eyes those flickers are not perceptible. Since filament laid across the tube serves as a common cathode for all digits, DC heating will cause brightness imbalance among digits due to potential variations between electrodes and the cathode.

METRONOME

Output from oscillator IC7 is shaped into metronome-tick sound with percussive envelope developed in Tr35, C5 and R116 circuit.

TEMPO CLOCK GENERATOR


When nothing is connected to the TEMPO CV Jack, a constant DC voltage of approximately 4.17V is applied to pin 5 of IC6 when the TEMPO control is set at the center. The voltage is applied to the VCO through IC6 and IC5, and the VCO oscillates at approximately 100KHz. Since the VCO's oscillation frequency changes linearly to the input voltage, when the input voltage is doubled, the oscillation frequency is also doubled. When the linearity is improper (especially at the high frequency range), the slew rate of IC3 is slow or TR31 is defective in most cases.

When an external CV is applied to the TEMPO CV IN Jack, the TEMPO CLOCK is subjected to frequency modulation.

JAN.13, 1982



CPU BOARD OPH140(149H140)(pcb 052H249C)


MC-4




- DZ Metal film CR8250Z (0.5% 25PPM)
- Carbon R-25J
- Metal film CR825FX (1% 100PPM)
- Metal film CR825DY (0.5% 50PPM)
- Metal film CR825EY (0.1% 50PPM)
- 2SK30A-GR
- Trimmer SR-16R
- Metal film trimmer RJ-8P
- Resistor array
- Metal film trimmer RJ-6S
- Mylar (10%)
- Polypropylene (5%)
- Ceramic
- 1S2473
- Zener
- LED TLR124 (or GL-3AR1)
- 2SAR82Y
- Test point LC-2S
- Jumper

SUPPLY VOLTAGES
PIN CONNECTIONS
(Top view)





NOTE: UNLESS OTHERWISE SPECIFIED, ALL PARTS ARE 1/4" WIDE.



1	CNT	CPU BOARD
2	CNT	CPU BOARD
3	CNT	CPU BOARD
4	CNT	CPU BOARD
5	CNT	CPU BOARD
6	CNT	CPU BOARD
7	CNT	CPU BOARD
8	CNT	CPU BOARD
9	CNT	CPU BOARD
10	CNT	CPU BOARD

1	CNT	CPU BOARD
2	CNT	CPU BOARD
3	CNT	CPU BOARD
4	CNT	CPU BOARD
5	CNT	CPU BOARD
6	CNT	CPU BOARD
7	CNT	CPU BOARD
8	CNT	CPU BOARD
9	CNT	CPU BOARD
10	CNT	CPU BOARD

1	CNT	CPU BOARD
2	CNT	CPU BOARD
3	CNT	CPU BOARD
4	CNT	CPU BOARD
5	CNT	CPU BOARD
6	CNT	CPU BOARD
7	CNT	CPU BOARD
8	CNT	CPU BOARD
9	CNT	CPU BOARD
10	CNT	CPU BOARD

1	CNT	CPU BOARD
2	CNT	CPU BOARD
3	CNT	CPU BOARD
4	CNT	CPU BOARD
5	CNT	CPU BOARD
6	CNT	CPU BOARD
7	CNT	CPU BOARD
8	CNT	CPU BOARD
9	CNT	CPU BOARD
10	CNT	CPU BOARD

1	CNT	CPU BOARD
2	CNT	CPU BOARD
3	CNT	CPU BOARD
4	CNT	CPU BOARD
5	CNT	CPU BOARD
6	CNT	CPU BOARD
7	CNT	CPU BOARD
8	CNT	CPU BOARD
9	CNT	CPU BOARD
10	CNT	CPU BOARD

1	CNT	CPU BOARD
2	CNT	CPU BOARD
3	CNT	CPU BOARD
4	CNT	CPU BOARD
5	CNT	CPU BOARD
6	CNT	CPU BOARD
7	CNT	CPU BOARD
8	CNT	CPU BOARD
9	CNT	CPU BOARD
10	CNT	CPU BOARD


WIRING DATA TABLE


Pin No.	Signal I/O	Description	Pin No.	Signal I/O	Description
1	NC		31	D1	Dot display output
2	NC		32	D2	Dot display output
3	D1	Dot display output	33	D3	Dot display output
4	D2	Dot display output	34	D4	Dot display output
5	D3	Dot display output	35	D5	Dot display output
6	D4	Dot display output	36	D6	Dot display output
7	D5	Dot display output	37	D7	Dot display output
8	D6	Dot display output	38	D8	Dot display output
9	D7	Dot display output	39	D9	Dot display output
10	D8	Dot display output	40	D10	Dot display output
11	D9	Dot display output	41	D11	Dot display output
12	D10	Dot display output	42	D12	Dot display output
13	D11	Dot display output	43	D13	Dot display output
14	D12	Dot display output	44	D14	Dot display output
15	D13	Dot display output	45	D15	Dot display output
16	D14	Dot display output	46	D16	Dot display output
17	D15	Dot display output	47	D17	Dot display output
18	D16	Dot display output	48	D18	Dot display output
19	D17	Dot display output	49	D19	Dot display output
20	D18	Dot display output	50	D20	Dot display output
21	D19	Dot display output	51	D21	Dot display output
22	D20	Dot display output	52	D22	Dot display output
23	D21	Dot display output	53	D23	Dot display output
24	D22	Dot display output	54	D24	Dot display output
25	D23	Dot display output	55	D25	Dot display output
26	D24	Dot display output	56	D26	Dot display output
27	D25	Dot display output	57	D27	Dot display output
28	D26	Dot display output	58	D28	Dot display output
29	D27	Dot display output	59	D29	Dot display output
30	D28	Dot display output	60	D30	Dot display output

1	CNT	CPU BOARD
2	CNT	CPU BOARD
3	CNT	CPU BOARD
4	CNT	CPU BOARD
5	CNT	CPU BOARD
6	CNT	CPU BOARD
7	CNT	CPU BOARD
8	CNT	CPU BOARD
9	CNT	CPU BOARD
10	CNT	CPU BOARD

1	CNT	CPU BOARD
2	CNT	CPU BOARD
3	CNT	CPU BOARD
4	CNT	CPU BOARD
5	CNT	CPU BOARD
6	CNT	CPU BOARD
7	CNT	CPU BOARD
8	CNT	CPU BOARD
9	CNT	CPU BOARD
10	CNT	CPU BOARD

IC9
5x7 DOT MATRIX DECODER
L12048 (Top View)
Surface mounted at foil side)







8




16MD-02Z		PIN CONNECTION (TOP VIEW)	
1	2	3	4
NP	NP	NP	NP
5	6	7	8
NP	NP	NP	NP
9	10	11	12
NP	NP	NP	NP
13	14	15	16
NP	NP	NP	NP
17	18	19	20
NP	NP	NP	NP
21	22	23	24
NP	NP	NP	NP
25	26	27	28
NP	NP	NP	NP
29	30	31	32
NP	NP	NP	NP
33	34	35	36
NP	NP	NP	NP
37	38	39	40
NP	NP	NP	NP
41	42	43	44
NP	NP	NP	NP
45	46	47	48
NP	NP	NP	NP
49	50	51	52
NP	NP	NP	NP
53	54	55	56
NP	NP	NP	NP
57	58	59	60
NP	NP	NP	NP
61	62	63	64
NP	NP	NP	NP
65	66	67	68
NP	NP	NP	NP
69	70	71	72
NP	NP	NP	NP
73	74	75	76
NP	NP	NP	NP
77	78	79	80
NP	NP	NP	NP
81	82	83	84
NP	NP	NP	NP
85	86	87	88
NP	NP	NP	NP
89	90	91	92
NP	NP	NP	NP
93	94	95	96
NP	NP	NP	NP
97	98	99	100
NP	NP	NP	NP




CONTROL BOARD OPH141(149H141) (pcb 052H250E)










RAM BOARD OPH143(149H143)
2 (pcb 052H333C)



POWER SUPPLY BOARD
PSH67(149H067) 220/240V
PSH66(149H066) 100/117V
(pcb 052H251A)




JACK BOARD
OPH142(149H142)
(pcb 052H285C)




CONNECTOR BOARD
OPH144(149H144)
(pcb 052H331)

Connector PCN-704Q034 AU/L




74LS74

Dual D-FF's with preset and clear




74LS92

DUAL 4-INPUT NAND GATE



74LS157

QUAD 2-INPUT MULTIPLEXER




TRUTH TABLE

SELECT INPUT	INPUTS	OUTPUT
S	A B	Z
0	0 0	0
0	0 1	0
0	1 0	0
0	1 1	0
1	0 0	1
1	0 1	1
1	1 0	1
1	1 1	1

H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care

74LS368

HEX 3-STATE INVERTER BUFFER
SEPARATE 2-BIT AND 4-BIT SECTIONS




TRUTH TABLE

INPUTS	OUTPUT
E D	H
L L	L
L H	L
H X	(Z)


74LS138

1-OF-8 DECODER/DEMULPLEXER




74LS139

DUAL 1-OF-4 DECODER



74LS245

Octal 3-State Bus Transceivers




FUNCTION TABLE

ENABLE CONTROL	OPERATION
L	8 data as a bus
H	4 data to bus
X	High-Z

H = High Level, L = Low Level, X = irrelevant

MK4116

16,384 X 1-BIT DYNAMIC RAM




PIN NAMES

ADDRESS INPUTS	WRITE	READ	DATA INPUT/OUTPUT
A0-A15	WE	OE	D0-D15
A16-A17			
A18-A19			
A20-A21			
A22-A23			
A24-A25			
A26-A27			
A28-A29			
A30-A31			
A32-A33			
A34-A35			
A36-A37			
A38-A39			
A40-A41			
A42-A43			
A44-A45			
A46-A47			
A48-A49			
A50-A51			
A52-A53			
A54-A55			
A56-A57			
A58-A59			
A60-A61			
A62-A63			
A64-A65			
A66-A67			
A68-A69			
A70-A71			
A72-A73			
A74-A75			
A76-A77			
A78-A79			
A80-A81			
A82-A83			
A84-A85			
A86-A87			
A88-A89			
A90-A91			
A92-A93			
A94-A95			
A96-A97			
A98-A99			
A100-A101			
A102-A103			
A104-A105			
A106-A107			
A108-A109			
A110-A111			
A112-A113			
A114-A115			
A116-A117			
A118-A119			
A120-A121			
A122-A123			
A124-A125			
A126-A127			
A128-A129			
A130-A131			
A132-A133			
A134-A135			
A136-A137			
A138-A139			
A140-A141			
A142-A143			
A144-A145			
A146-A147			
A148-A149			
A150-A151			
A152-A153			
A154-A155			
A156-A157			
A158-A159			
A160-A161			
A162-A163			
A164-A165			
A166-A167			
A168-A169			
A170-A171			
A172-A173			
A174-A175			
A176-A177			
A178-A179			
A180-A181			
A182-A183			
A184-A185			
A186-A187			
A188-A189			
A190-A191			
A192-A193			
A194-A195			
A196-A197			
A198-A199			
A200-A201			
A202-A203			
A204-A205			
A206-A207			
A208-A209			
A210-A211			
A212-A213			
A214-A215			
A216-A217			
A218-A219			
A220-A221			
A222-A223			
A224-A225			
A226-A227			
A228-A229			
A230-A231			
A232-A233			
A234-A235			
A236-A237			
A238-A239			
A240-A241			
A242-A243			
A244-A245			
A246-A247			
A248-A249			
A250-A251			
A252-A253			
A254-A255			
A256-A257			
A258-A259			
A260-A261			
A262-A263			
A264-A265			
A266-A267			
A268-A269			
A270-A271			
A272-A273			
A274-A275			
A276-A277			
A278-A279			
A280-A281			
A282-A283			
A284-A285			
A286-A287			
A288-A289			
A290-A291			
A292-A293			
A294-A295			
A296-A297			
A298-A299			
A300-A301			
A302-A303			
A304-A305			
A306-A307			
A308-A309			
A310-A311			
A312-A313			
A314-A315			
A316-A317			
A318-A319			
A320-A321			
A322-A323			
A324-A325			
A326-A327			
A328-A329			
A330-A331			
A332-A333			
A334-A335			
A336-A337			
A338-A339			
A340-A341			
A342-A343			
A344-A345			
A346-A347			
A348-A349			
A350-A351			
A352-A353			
A354-A355			
A356-A357			
A358-A359			
A360-A361			
A362-A363			
A364-A365			
A366-A367			
A368-A369			
A370-A371			
A372-A373			
A374-A375			
A376-A377			
A378-A379			
A380-A381			
A382-A383			
A384-A385			
A386-A387			
A388-A389			
A390-A391			
A392-A393			
A394-A395			
A396-A397			
A398-A399			
A400-A401			
A402-A403			
A404-A405			
A406-A407			
A408-A409			
A410-A411			
A412-A413			
A414-A415			
A416-A417			
A418-A419			
A420-A421			
A422-A423			
A424-A425			
A426-A427			
A428-A429			
A430-A431			
A432-A433			
A434-A435			
A436-A437			
A438-A439			
A440-A441			
A442-A443			
A444-A445			
A446-A447			
A448-A449			
A450-A451			
A452-A453			
A454-A455			
A456-A457			
A458-A459			
A460-A461			
A462-A463			
A464-A465			
A466-A467			
A468-A469			
A470-A471			
A472-A473			
A474-A475			
A476-A477			
A478-A479			
A480-A481			
A482-A483			
A484-A485			
A486-A487			
A488-A489			
A490-A491			
A492-A493			
A494-A495			
A496-A497			
A498-A499			
A500-A501			
A502-A503			
A504-A505			
A506-A507			
A508-A509			
A510-A511			
A512-A513			
A514-A515			
A516-A517			
A518-A519			
A520-A521			
A522-A523			
A524-A525			
A526-A527			
A528-A529			
A530-A531			
A532-A533			
A534-A535			
A536-A537			
A538-A539			
A540-A541			
A542-A543			
A544-A545			
A546-A547			
A548-A549			
A550-A551			
A552-A553			
A554-A555			
A556-A557			
A558-A559			
A560-A561			
A562-A563			
A564-A565			
A566-A567			
A568-A569			
A570-A571			
A572-A573			
A574-A575			
A576-A577			
A578-A579			
A580-A581			
A582-A583			
A584-A585			
A586-A587			
A588-A589			
A590-A591			
A592-A593			
A594-A595			
A596-A597			
A598-A599			

CPU BOARD

1-1 Connect digital voltmeter (DVM)
across TP5 and TP2 (GND).


1-2 Adjust VR1 for -15.000±3mV.



2-1 Set controls:
TOTAL TUNE - center
CYCLE - OFF
SYNC - INT


2-2 ----- POWER ON.

2-3 Write CV1 and CV2 data 0 (OV) for CH1 to CH4, following the flow chart shown right.



2-4 Shift the DVM lead to TP-1.

----- Flip MODE switch for PLAY mode.



2-7 Adjust VR4 for 0.000V. (0.000 to 0.099V)
Keep the CV data for the next adjustment.

This adjustment follows the preceding.

3-1 Insert plug with DVM into a CV jack.

3-2 Adjust related VR for 0.000V (0 to +0.2mV).

3-2 Repeat the step for the remainder.

CH-	4	3	2	1
CV2	11	12	13	14
CV1	7	8	9	10

4 D/A- WIDTH

4-1 Turn power off then on.

4-2 Connect DVM to CH-1 CVL jack.

4-3 Enter the CV data 0-120 in 12 increments.

4-4 Hereafter, pushing FWD button will change data (and CH-1 CVL at the jack) and display by 12 at every step as shown below. Note that the data displayed on indicator lamp precedes actual data by one step.

Data displayed	Actual data	CVL (To be \pm mV)
12	0	0.000
24	12	1.000
36	24	2.000
48	36	3.000
60	48	4.000
72	60	5.000
84	72	6.000
96	84	7.000
108	96	8.000
120	108	9.000
...	120	10.000
0	120	10.000

4-5 Adjust VR2 to the table above.

Use VR3 to compensate for higher CV only (data 72 and above).


८५

MTR-100 SERVICE NOTES

First Edition

SPECIFICATIONS

Memory Capacity 250 K bytes (Each side of a tape)
 Dimensions 218 x 348 x 118 mm
 Weight 3.4 Kg
 Power 25 W (Dom), 30 W (Exp)
 Accessories Connection cable x 1
 Data cassette x 1




PARTS LIST

CHASSIS		POTENTIOMETER	
061H129	Chassis H129 (MAIN)	TRIMMER	
061H130	Chassis H130	13299109	1KΩ (SR19R)
PANEL		RESISTOR	
072H089	PANEL H89	MO-4S	
107H062	Question H62	13839146F0	1.0Ω (3W)
048H026	Heat sink H26	13839147F0	1.5Ω (3W)
083H039	Side panel (right) H39	CONNECTOR	
083H040	Side panel (left) H40	13439178	FCN-704Q034-AU/L 34 pin
FLAT CABLE		13439123	5045-07A
053H135	Flat cable H135	13439180	5273-07A
053H136	Flat cable H136	POWER TRANSFORMER	
CASSETTE UNIT		022H046J	PTH-046J 100V
12439502	MT-2	022H046C	PTH-046C 117V 3P CSA
POWER SWITCH		022H046D	PTH-046D 220V, 240V
13149103	2W X11	FUSE	
PCB		12559133	MGPI.0A
146H068	Power supply board PS-H68 100/117V (pcb 052H334)	12559532	CEE T630mA
146H069	Power supply board PS-H69 220/240V (pcb 052H334)	12559514	CEE T2.0A
149H160	LED board OPH160 (pcb 052H336)	12559516	CEE T3.15A
149H145	Connector board (pcb 052H331)	NOISE FILTER	
SEMICONDUCTOR		12449219	ZG31201-11 (100/117V)
IC		12449220	ZMB2201-13 (220/240V)
15199101F0	μA7230C	OTHERS	
TRANSISTOR		2215050300	Long nut #3 (18mm)
15129114	2SC1815-GR	2215050100	Long nut #1 (10mm)
15129825	2SD844-O	DIODE	
15029103	TLR124 (LED)	OTHERS	
15019103	1S2473		
15019250	DS58N-M		
15019634	RD3.9E8		

MTR-100


POWER SUPPLY BOARD
 PSH68(146H068) 100/117V/PSH69(146H069) 220/240V
 (pcb 052H334)



ADJUSTMENT

Measurements must be done without disconnecting connector housing.

1. Adjust VR1 for +5.00V.
2. Adjust VR2 for +12.00V.
3. Confirm RESET signal at Pin 14 upon power ON.



NOTE: MT-2 is, as a whole, named maker-only-repairable component. The Roland Company will promptly supply the replacement or repair the unit upon reception. Please do not disassemble the unit in question as this will void the service policy. Return complete MT-2 with a tag identifying the unit by using the model version and serial number of the MTR-100 in which it is used.

